



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

11A

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/732,970	12/11/2003	Theodore W. Houston	TI-35974	8532

23494 7590 09/26/2006

TEXAS INSTRUMENTS INCORPORATED  
P O BOX 655474, M/S 3999  
DALLAS, TX 75265

EXAMINER
----------

PHAN, TRONG Q

ART UNIT	PAPER NUMBER
----------	--------------

2827

DATE MAILED: 09/26/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 10/732,970	<b>Applicant(s)</b> HOUSTON, THEODORE W.	
	<b>Examiner</b> TRONG PHAN	<b>Art Unit</b> 2827	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 13 July 2006.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-4,6-16 and 18-29 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-4,6-16 and 18-29 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |                                                                                                                        |                                                                                         |
|------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                                                       | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____                                                |

## **DETAILED ACTION**

### ***Drawings***

1. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the features as recited in claims 11, 23 and 27 must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

### ***Claim Rejections - 35 USC § 112***

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

Art Unit: 2827

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 11, 23 and 27 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Newly added Fig. 5 was not described in the original specification, therefore, it constitutes a new subject matter. It should be noted that new Fig. 5 shows the voltage across the cell clearly higher than the back bias on p-channel and also higher than the back bias n-channel; and the low operating voltage is clearly the same as the  $V_{\text{substrate}}$ .

### ***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 1-4, 6-16 and 18-29 are rejected under 35 U.S.C. 102(e) as being anticipated by Deng et al., 6,925,025 (it should be noted that there is another inventor Xiaowei Deng as set forth in item (1) of 35 USC 102(e)).

Art Unit: 2827

Deng et al., 6,925,025, discloses in Fig. 1 a SRAM device comprising:

**Regarding claims 1, 6-7, 9-10, 14, 18-19, 21-22, 24 and 28-29:**

SRAM array 110;

immediate column peripheral circuitry 152;

sleep mode power down voltage controller 170 may include a diode-bridged header or a low drop-out (LDO) voltage regulator to regulate a high supply voltage VDDM of 0.9V that is lower than high operating voltage VDD of 1.2V by a voltage drop across the header-diode 125 and a low supply voltage VSSM of 0.3V that is higher than low operating voltage VSS of 0V by the voltage drop across the footer-diode 129 (see lines 58-63, column 5 and lines 17-35, column 6) provided to SRAM array 110 during the sleep mode;

wherein:

sleep mode power down voltage controller 170 **must provide concurrently** the high supply voltage VDDM and the low supply voltage VSSM to SRAM array 100 during the sleep mode in order to establish the boundary in the SRAM device which is an interface that occurs between two different voltage domains (see lines 52-53, column 3);

sleep mode power down voltage controller 170 can control voltage for the peripheral circuitry and the SRAM array to reduce current leakage during the sleep mode (see lines 30-34, column 3), however, the current leakage is often from the SRAM cell transistors (see lines 24-27, column 2), therefore, the high supply voltage VDDM and the low supply voltage VSSM to SRAM array 100 provided from the sleep mode power

Art Unit: 2827

down voltage controller 170 during the sleep mode are inherently based on the transistor parameter of at least one transistor of the SRAM array;

**Regarding claims 2-4:**

the data in the SRAM array may be maintained by the diode-limited voltages VDDM and VSSM with the n-well voltage at about high operating voltage VDD of 1.2 V (see lines 31-34, column 6), therefore, sleep mode power down voltage controller 170 provides the high supply voltage VDDM and the low supply voltage VSSM **relative** to the n-well voltage to SRAM array 100;

**Regarding claims 8, 11 and 23:**

the voltages VDDM and VSSM may have values at approximately 0.9 volts and 0.3 volts, respectively, in the sleep mode and the n-well of the SRAM array 110 may be held at approximately 1.2 volts (see lines 28-31, column 6), therefore, the SRAM array may have about 0.3 volts back bias on both n-channel and the p-channel transistors in addition to about the same voltage of 0.3 volts across the SRAM cell to provide a set of optimum values for a general technology class of transistors;

**Regarding claims 12-13 and 25:**

to reduce the current leakage, the battery-powered wireless apparatus may power down the row and column circuitry associated with the memory array and enter the sleep mode while still supplying sufficient voltage across the memory array to retain data (see lines 24-31, column 2);

**Regarding claim 27:**

low operating power supply voltage VSSM must be higher than a substrate voltage

Art Unit: 2827

during the sleep mode even if the substrate voltage is not shown or is described in Deng et al., 6,925,025. However, it is very well known in the art that in any memory integrated circuit the base substrate voltage must be lower than any operating power supply voltage during any operation.

### ***Conclusion***

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

### ***Response to Arguments***

7. Applicant's arguments filed on 7/13/06 have been fully considered but they are not persuasive because of the following reasons:

a) Deng et al., 6,925,025, does teach the sleep mode power down voltage controller 170 can control voltage for the peripheral circuitry and the SRAM array to

Art Unit: 2827

reduce current leakage during the sleep mode (see lines 30-34, column 3), however, the current leakage is often from the SRAM cell transistors (see lines 24-27, column 2), therefore, the high supply voltage VDDM and the low supply voltage VSSM to SRAM array 100 provided from the sleep mode power down voltage controller 170 during the sleep mode are inherently based on the transistor parameter of at least one transistor of the SRAM array;

b) Deng et al., 6,925,025, does teach the data in the SRAM array may be maintained by the diode-limited voltages VDDM and VSSM with the n-well voltage at about high operating voltage VDD of 1.2 V (see lines 31-34, column 6), therefore, sleep mode power down voltage controller 170 provides the high supply voltage VDDM and the low supply voltage VSSM **relative** to the n-well voltage to SRAM array 100;

c) the voltages VDDM and VSSM may have values at approximately 0.9 volts and 0.3 volts, respectively, in the sleep mode and the n-well of the SRAM array 110 may be held at approximately 1.2 volts (see lines 28-31, column 6), therefore, the SRAM array may have about 0.3 volts back bias on both n-channel and the p-channel transistors in addition to about **the same** voltage of 0.3 volts across the SRAM;

d) Deng et al., 6,925,025, does teach the voltages VDDM and VSSM may have values at approximately 0.9 volts and 0.3 volts, respectively, in the sleep mode and the n-well of the SRAM array 110 may be held at approximately 1.2 volts (see lines 28-31, column 6), therefore, the SRAM array may have about 0.3 volts back bias on both n-channel and the p-channel transistors in addition to about the same voltage of 0.3 volts



across the SRAM cell to provide **a set of optimum values for a general technology class of transistors;**

e) Deng et al., 6,925,025, does teach to reduce the current leakage, the battery-powered wireless apparatus may power down the row and column circuitry associated with the memory array and enter the sleep mode while still supplying sufficient voltage across the memory array to retain data (see lines 24-31, column 2);

f) Deng et al., 6,925,025, does teach low operating power supply voltage VSSM must be higher than a substrate voltage during the sleep mode even if the substrate voltage is not shown of is described in Deng et al., 6,925,025. However, it is very well known in the art that in any memory integrated circuit the base substrate voltage must be lower than any operating power supply voltage during any operation;

g) newly added Fig. 5 constitutes a new subject matter;


h) in view of Applicant's amendments and upon reconsideration, the last office action 5/1/06 has been withdrawn. A new office action has been set forth and made FINAL as above.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to TRONG PHAN whose telephone number is (571) 272-1794. The examiner can normally be reached on M-F (8:30-5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, AMIR ZARABIAN can be reached on (571)272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2827

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

  
**TRONG PHAN**  
**PRIMARY EXAMINER**

DISAPPROVED  
TP  
9/19/06




FIG. 5